You copied the Doc URL to your clipboard.

ARM Compiler armasm User Guide : LDR (immediate, SIMD and FP)

LDR (immediate, SIMD and FP)

Load SIMD and FP register (immediate offset).

Syntax

LDR Bt, [Xn|SP], #simm ; 8-bit FP/SIMD registers, Post-index

LDR Ht, [Xn|SP], #simm ; 16-bit FP/SIMD registers, Post-index

LDR St, [Xn|SP], #simm ; 32-bit FP/SIMD registers, Post-index

LDR Dt, [Xn|SP], #simm ; 64-bit FP/SIMD registers, Post-index

LDR Qt, [Xn|SP], #simm ; 128-bit FP/SIMD registers, Post-index

LDR Bt, [Xn|SP, #simm]! ; 8-bit FP/SIMD registers, Pre-index

LDR Ht, [Xn|SP, #simm]! ; 16-bit FP/SIMD registers, Pre-index

LDR St, [Xn|SP, #simm]! ; 32-bit FP/SIMD registers, Pre-index

LDR Dt, [Xn|SP, #simm]! ; 64-bit FP/SIMD registers, Pre-index

LDR Qt, [Xn|SP, #simm]! ; 128-bit FP/SIMD registers, Pre-index

LDR Bt, [Xn|SP{, #pimm}] ; 8-bit FP/SIMD registers

LDR Ht, [Xn|SP{, #pimm}] ; 16-bit FP/SIMD registers

LDR St, [Xn|SP{, #pimm}] ; 32-bit FP/SIMD registers

LDR Dt, [Xn|SP{, #pimm}] ; 64-bit FP/SIMD registers

LDR Qt, [Xn|SP{, #pimm}] ; 128-bit FP/SIMD registers

Where:

Bt

Is the 8-bit name of the SIMD and FP register to be transferred.

simm

Is the signed immediate byte offset, in the range -256 to 255.

Ht

Is the 16-bit name of the SIMD and FP register to be transferred.

St

Is the 32-bit name of the SIMD and FP register to be transferred.

Dt

Is the 64-bit name of the SIMD and FP register to be transferred.

Qt

Is the 128-bit name of the SIMD and FP register to be transferred.

pimm

Depends on the instruction variant:

8-bit FP/SIMD registers

Is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0.

16-bit FP/SIMD registers

Is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0.

32-bit FP/SIMD registers

Is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0.

64-bit FP/SIMD registers

Is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0.

128-bit FP/SIMD registers

Is the optional positive immediate byte offset, a multiple of 16 in the range 0 to 65520, defaulting to 0.

Xn|SP

Is the 64-bit name of the general-purpose base register or stack pointer.

Was this page helpful? Yes No