You copied the Doc URL to your clipboard.

ARM Compiler armasm User Guide : SQRDMULH (vector, by element)

SQRDMULH (vector, by element)

Signed saturating rounding doubling multiply returning high half (by element).

Syntax

SQRDMULH Vd.T, Vn.T, Vm.Ts[index]

Where:

Vd

Is the name of the SIMD and FP destination register.

T

Is an arrangement specifier, and can be one of the values shown in Usage.

Vn

Is the name of the first SIMD and FP source register.

Ts

Is an element size specifier, and can be either H or S.

Vm

Is the name of the second SIMD and FP source register:

  • If Ts is H, then Vm must be in the range V0 to V15.

    .
  • If Ts is S, then Vm must be in the range V0 to V31.

    .
index

Is the element index, in the range shown in Usage.

Usage

The following table shows the valid specifier combinations:

Table 20-64 SQRDMULH (Vector) specifier combinations

T Ts index
4H H to 7
8H H 0 to 7
2S S 0 to 3
4S S 0 to 3
Was this page helpful? Yes No