You copied the Doc URL to your clipboard.

ARM Compiler armasm User Guide : UMULL, UMULL2 (vector, by element)

UMULL, UMULL2 (vector, by element)

Unsigned multiply long (by element).

Syntax

UMULL{2} Vd.Ta, Vn.Tb, Vm.Ts[index]

Where:

2

Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements. See Q in the Usage table.

Vd

Is the name of the SIMD and FP destination register.

Ta

Is an arrangement specifier, and can be either 4S or 2D.

Vn

Is the name of the first SIMD and FP source register.

Tb

Is an arrangement specifier, and can be one of the values shown in Usage.

Vm

Is the name of the second SIMD and FP source register:

  • If Ts is H, then Vm must be in the range V0 to V15.

    .
  • If Ts is S, then Vm must be in the range V0 to V31.

    .
Ts

Is an element size specifier, and can be either H or S.

index

Is the element index, in the range shown in Usage.

Usage

The following table shows the valid specifier combinations:

Table 20-102 UMULL, UMULL2 (Vector) specifier combinations

Q Ta Tb Ts index
- 4S 4H H to 7
2 4S 8H H 0 to 7
- 2D 2S S 0 to 3
2 2D 4S S 0 to 3
Was this page helpful? Yes No