You copied the Doc URL to your clipboard.

SQRDMLAH (vector, by element)

Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (by element).

Syntax

SQRDMLAH Vd.T, Vn.T, Vm.Ts[index]

Where:

Vd
Is the name of the SIMD and FP destination register.
T
Is an arrangement specifier, and can be one of the values shown in Usage.
Vn
Is the name of the first SIMD and FP source register.
Vm

Is the name of the second SIMD and FP source register:

  • If Ts is H, then Vm must be in the range V0 to V15.
  • If Ts is S, then Vm must be in the range V0 to V31.
Ts
Is an element size specifier, and can be either H or S.
index
Is the element index, in the range shown in Usage.

Architectures supported (vector)

Supported in the Arm®v8.1 architecture and later.

Usage

Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (by element). This instruction multiplies the vector elements of the first source SIMD and FP register with the value of a vector element of the second source SIMD and FP register without saturating the multiply results, doubles the results, and accumulates the most significant half of the final results with the vector elements of the destination SIMD and FP register. The results are rounded.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSR.QC, is set if saturation occurs.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

The following table shows the valid specifier combinations:

Table 20-64 SQRDMLAH (Vector) specifier combinations

T Ts index
4H H 0 to 7
8H H 0 to 7
2S S 0 to 3
4S S 0 to 3
Was this page helpful? Yes No