You copied the Doc URL to your clipboard.

DMB

Data Memory Barrier.

Syntax

DMB option|#imm

Where:

option
Specifies the limitation on the barrier operation. Values are:
SY
Full system is the required shareability domain, reads and writes are the required access types in both Group A and Group B. This option is referred to as the full system DMB.
ST
Full system is the required shareability domain, writes are the required access type in both Group A and Group B.
LD
Full system is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B.
ISH
Inner Shareable is the required shareability domain, reads and writes are the required access types in both Group A and Group B.
ISHST
Inner Shareable is the required shareability domain, writes are the required access type in both Group A and Group B.
ISHLD
Inner Shareable is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B.
NSH
Non-shareable is the required shareability domain, reads and writes are the required access types in both Group A and Group B.
NSHST
Non-shareable is the required shareability domain, writes are the required access type in both Group A and Group B.
NSHLD
Non-shareable is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B.
OSH
Outer Shareable is the required shareability domain, reads and writes are the required access types in both Group A and Group B.
OSHST
Outer Shareable is the required shareability domain, writes are the required access type in both Group A and Group B.
OSHLD
Outer Shareable is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B.
imm
Is a 4-bit unsigned immediate, in the range 0 to 15.

Usage

Data Memory Barrier is a memory barrier that ensures the ordering of observations of memory accesses, see Data Memory Barrier in the ARM Architecture Reference Manual ARMv8, for ARMv8-A architecture profile.

Was this page helpful? Yes No