SCVTF (scalar, integer)
Signed integer Convert to Floating-point (vector).
Hn ; Scalar half precision
n ; Scalar single-precision and double-precision
- Is the 16-bit name of the SIMD and FP destination register.
- Is the 16-bit name of the SIMD and FP source register.
Is a width specifier, and can be either
- Is the number of the SIMD and FP destination register.
- Is the number of the SIMD and FP source register.
Architectures supported (scalar)
Supported in ARMv8.2 and later.
Signed integer Convert to Floating-point (vector). This instruction converts each element in a vector from signed integer to floating-point using the rounding mode that is specified by the FPCR, and writes the result to the SIMD and FP destination register.
A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps in the ARM Architecture Reference Manual ARMv8, for ARMv8-A architecture profile.
Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.