You copied the Doc URL to your clipboard.

MLS

Multiply-Subtract, with signed or unsigned 32-bit operands, giving the least significant 32 bits of the result.

Syntax

MLS{cond} Rd, Rn, Rm, Ra

where:

cond: is an optional condition code.
S: is an optional suffix. If S is specified, the condition flags are updated on the result of the operation.
Rd: is the destination register.
Rn, Rm: are registers holding the values to be multiplied.
Ra: is a register holding the value to be subtracted from.

Operation

The MLS instruction multiplies the values in Rn and Rm, subtracts the result from the value in Ra, and places the least significant 32 bits of the final result in Rd.

Register restrictions

You cannot use PC for any register.

You can use SP in A32 instructions but this is deprecated. You cannot use SP in T32 instructions.

Architectures

This instruction is available in A32 and T32.

There is no 16-bit version of this instruction in T32.

Example

    MLS     r4, r5, r6, r7

Related reference

Condition code suffixes

Previous Next

Was this page helpful? Yes No

MLS