Signed saturating extract Unsigned Narrow.
- Is the destination width specifier, and can be one of the values shown in Usage.
- Is the number of the SIMD and FP destination register.
- Is the source width specifier, and can be one of the values shown in Usage.
- Is the number of the SIMD and FP source register.
Signed saturating extract Unsigned Narrow. This instruction reads each signed integer value in the vector of the source SIMD and FP register, saturates the value to an unsigned integer value that is half the original width, places the result into a vector, and writes the vector to the lower or upper half of the destination SIMD and FP register. The destination vector elements are half as long as the source vector elements.
If saturation occurs, the cumulative saturation bit FPSR.QC is set.
SQXTUN instruction writes the vector to the lower half of the destination register and clears the upper half, while the
SQXTUN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.
Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.
The following table shows the valid specifier combinations:
Table 19-29 SQXTUN (Scalar) specifier combinations