FADDP (vector)
Floating-point Add Pairwise (vector).
Syntax
FADDP
Vd.T, Vn.T, Vm.T ; Half-precision
FADDP
Vd.T, Vn.T, Vm.T ; Single-precision and double-precision
Where:
T-
For the half-precision variant: is an arrangement specifier:
- Half-precision
-
Can be one of
4Hor8H. - Single-precision and double-precision
-
Can be one of
2S,4Sor2D.
Vd- Is the name of the SIMD and FP destination register.
Vn- Is the name of the first SIMD and FP source register.
Vm- Is the name of the second SIMD and FP source register.
Architectures supported (vector)
Supported in ARMv8.2 and later.
Usage
Floating-point Add Pairwise (vector). This instruction creates a vector by concatenating the vector elements of the first source SIMD and FP register after the vector elements of the second source SIMD and FP register, reads each pair of adjacent vector elements from the concatenated vector, adds each pair of values together, places the result into a vector, and writes the vector to the destination SIMD and FP register. All the values in this instruction are floating-point values.
This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps in the ARM Architecture Reference Manual ARMv8, for ARMv8-A architecture profile.
Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.