You copied the Doc URL to your clipboard.

ARM Cortex-A72 MPCore Processor Technical Reference Manual : Auxiliary Fault Status Register 0, EL1 and EL3

Auxiliary Fault Status Register 0, EL1 and EL3

The processor implements AFSR0_EL1, AFSR0_EL3, and ADFSR as RES0.