You copied the Doc URL to your clipboard.

ARM Cortex-A72 MPCore Processor Technical Reference Manual : Auxiliary Fault Status Register 0, EL2 and Hyp Auxiliary Data Fault Status Register

Auxiliary Fault Status Register 0, EL2 and Hyp Auxiliary Data Fault Status Register

The processor implements AFSR0_EL2 and HADFSR as RES0.