You copied the Doc URL to your clipboard.

ARM Cortex-A72 MPCore Processor Technical Reference Manual : Auxiliary Fault Status Register 1, EL1 and EL3

Auxiliary Fault Status Register 1, EL1 and EL3

The processor implements AFSR1_EL1, AFSR1_EL3, and AIFSR as RES0.