You copied the Doc URL to your clipboard.

ARM Cortex-A72 MPCore Processor Technical Reference Manual : Auxiliary Fault Status Register 1, EL2 and Hyp Auxiliary Instruction Fault Status Register

Auxiliary Fault Status Register 1, EL2 and Hyp Auxiliary Instruction Fault Status Register

The processor implements AFSR1_EL2 and HAIFSR as RES0.