You copied the Doc URL to your clipboard.

ARM Cortex-A72 MPCore Processor Technical Reference Manual : Memory-mapped register summary

Memory-mapped register summary

The following table shows the PMU registers that are accessible through the internal memory-mapped interface and the external debug interface.

Table 11-7 Memory-mapped PMU register summary

Offset Name Type Width Description
0x000 PMEVCNTR0_EL0 RW 32-bit Performance Monitors Event Count Register 0 
0x004 - - - Reserved
0x008 PMEVCNTR1_EL0 RW 32-bit Performance Monitors Event Count Register 1 a
0x00C - - - Reserved
0x010 PMEVCNTR2_EL0 RW 32-bit Performance Monitors Event Count Register 2 a
0x014 - - - Reserved
0x018 PMEVCNTR3_EL0 RW 32-bit Performance Monitors Event Count Register 3 a
0x01C - - - Reserved
0x020 PMEVCNTR4_EL0 RW 32-bit Performance Monitors Event Count Register 4 a
0x024 - - - Reserved
0x028 PMEVCNTR5_EL0 RW 32-bit Performance Monitors Event Count Register 5 a
0x02C-0x0F4 - - - Reserved
0x0F8 PMCCNTR_EL0[31:0] RW 32-bit Performance Monitors Cycle Count Register a
0x0FC PMCCNTR_EL0[63:32] RW 32-bit
0x100-0x3FC -   - Reserved
0x400 PMEVTYPER0_EL0 RW 32-bit Performance Monitors Event Type Register a
0x404 PMEVTYPER1_EL0
0x408 PMEVTYPER2_EL0
0x40C PMEVTYPER3_EL0
0x410 PMEVTYPER4_EL0
0x414 PMEVTYPER5_EL0
0x418-0x478 - - - Reserved
0x47C PMCCFILTR_EL0 RW 32-bit Performance Monitors Cycle Count Filter Register a
0x480-0x5FC - - - Reserved
0x600 PMPCSR[31:0] RO 32-bit Performance Monitors Program Counter Sample Register
0x604 PMPCSR[63:32]
0x608 PMCIDSR RO 32-bit Performance Monitors Context ID Sample Register
0x60C PMVIDSR RO 32-bit Performance Monitors Virtual Context Sample Register
0x610 PMSSR RO 32-bit Performance Monitors Snapshot Status Register
0x614 PMOVSSR RO 32-bit Performance Monitors Overflow Status Snapshot Register
0x618 PMCCNTSR[31:0] RO 32-bit Performance Monitors Cycle Counter Snapshot Register
0x61C PMCCNTSR[63:32] RO 32-bit
0x620 PMEVCNTSR0 RO 32-bit Performance Monitors Event Counters Snapshot Registers
0x624 PMEVCNTSR1
0x628 PMEVCNTSR2
0x62C PMEVCNTSR3
0x630 PMEVCNTSR4
0x634 PMEVCNTSR5
0x638-0x6EC - - - Reserved
0x6F0 PMSCR WO 32-bit Performance Monitors Snapshot Control Register
0x6F4 PMSRR RW 32-bit Performance Monitors Snapshot Reset Register
0x6F8-0xBFC - - - Reserved
0xC00 PMCNTENSET_EL0 RW 32-bit Performance Monitors Count Enable Set Register a
0xC04-0xC1C - - - Reserved
0xC20 PMCNTENCLR_EL0 RW 32-bit Performance Monitors Count Enable Clear Register a
0xC24-0xC3C - - - Reserved
0xC40 PMINTENSET_EL1 RW 32-bit Performance Monitors Interrupt Enable Set Register a
0xC44-0xC5C - - - Reserved
0xC60 PMINTENCLR_EL1 RW 32-bit Performance Monitors Interrupt Enable Clear Register a
0xC64-0xC7C - - - Reserved
0xC80 PMOVSCLR_EL0 RW 32-bit Performance Monitors Overflow Flag Status Register a
0xC84-0xC9C - - - Reserved
0xCA0 PMSWINC_EL0 WO 32-bit Performance Monitors Software Increment Register a
0xCA4-0xCBC - - - Reserved
0xCC0 PMOVSSET_EL0 RW 32-bit Performance Monitors Overflow Flag Status Set Register a
0xCC4-0xDFC - - - Reserved
0xE00 PMCFGR RO 32-bit Performance Monitors Configuration Register
0xE04 PMCR_EL0 RW 32-bit Performance Monitors Control Register, EL0
0xE08-0xE1C - - - Reserved
0xE20 PMCEID0_EL0 RO 32-bit Performance Monitors Common Event Identification Register 0, EL0
0xE24 PMCEID1_EL0 RO 32-bit Performance Monitors Common Event Identification Register 1 a
0xE28-0xFA4 - - - Reserved
0xFA8 PMDEVAFF0 RO 32-bit Performance Monitors Device Affinity Register 0, see  Multiprocessor Affinity Register, EL1
0xFAC PMDEVAFF1 RO 32-bit Performance Monitors Device Affinity Register 1, RES0.
0xFB0 PMLAR WO 32-bit Performance Monitors Lock Access Register a
0xFB4 PMLSR RO 32-bit Performance Monitors Lock Status Register a
0xFB8 PMAUTHSTATUS RO 32-bit Performance Monitors Authentication Status Register a
0xFBC PMDEVARCH   32-bit Performance Monitors Device Architecture Register a
0xFC0-0xFC8 - - - Reserved
0xFCC PMDEVTYPE RO 32-bit Performance Monitors Device Type Register a
0xFD0 PMPIDR4 RO 32-bit Performance Monitors Peripheral Identification Register 4
0xFD4 PMPIDR5 RO 32-bit Performance Monitors Peripheral Identification Register 5-7
0xFD8 PMPIDR6
0xFDC PMPIDR7
0xFE0 PMPIDR0 RO 32-bit Performance Monitors Peripheral Identification Register 0
0xFE4 PMPIDR1 RO 32-bit Performance Monitors Peripheral Identification Register 1
0xFE8 PMPIDR2 RO 32-bit Performance Monitors Peripheral Identification Register 2
0xFEC PMPIDR3 RO 32-bit Performance Monitors Peripheral Identification Register 3
0xFF0 PMCIDR0 RO 32-bit Performance Monitors Component Identification Register 0
0xFF4 PMCIDR1 RO 32-bit Performance Monitors Component Identification Register 1
0xFF8 PMCIDR2 RO 32-bit Performance Monitors Component Identification Register 2
0xFFC PMCIDR3 RO 32-bit Performance Monitors Component Identification Register 3
a See the ARM® Architecture Reference Manual ARMv8 for more information.
Was this page helpful? Yes No