A testbench is provided which instantiates the example design. The testbench allows for simulation with both the V2C-DAPLink board fitted and not fitted. This is controlled with a Verilog define in
/testbench/tb_m1_for_arty.v. Additionally, the testbench allows simulation of the V2C-DAPLink peripherals that are present, but with the V2C-DAPLink fitted link removed. This configuration allows faster simulation because the code is executed from the Instruction Tightly Coupled Memory (ITCM) instead of the V2C-DAPLink Quad Serial Port Interface (QSPI) flash device model. The testbench stimulates the pushbutton and DIP switches fitted to the host board. It also has a behavioral UART receiver to display the output of the UART onto the simulation console.
To run simulations from Vivado, the Vivado simulator or a third-party simulator has to be installed.
This is selected under Tools → Settings → Simulation → Target Simulator.
The Cortex®‑M1 IP encryption supports the in-built Vivado simulator and the Questa Advanced simulator. If you already have the Questa Advanced simulator installed in the path, then no other settings are required. However, if the Questa Advanced simulator is not on your path, then the path can be set within Vivado.
This is selected under Tools → Settings → 3rd Party Simulators.