You copied the Doc URL to your clipboard.

L2 error signals

The processor has signals for errors in the Level 2 cache.

Table A-10 L2 error signals

Signal Direction Description
nEXTERRIRQ Output

Error indicator for memory transactions with a write response error condition.

nINTERRIRQ Output

Error indicator for L2 RAM double-bit ECC error.

Was this page helpful? Yes No