You copied the Doc URL to your clipboard.

TCU Component and Peripheral ID Registers

The component and peripheral identity registers comply with the format that the Arm CoreLink™ and CoreSight™ components use, and recommended in the SMMUv3 architecture. They provide key information about the MMU-600 hardware, including the product and associated revision number. They also identify Arm as the designer of the SMMU.

These registers are all read‑only. Each field defines a single byte in the least significant 8 bits, and the most significant 24 bits are reserved. The least significant 8 bits of the four Component ID registers form a single 32‑bit conceptual ID register. In a similar way, the defined fields of the eight Peripheral ID registers form a conceptual 64‑bit ID register.

Table 3-13 TCU Component and Peripheral ID registers bit assignments

Register

Offset

Bits

Value

Function

SMMU_PIDR4

0x00FD0

[7:4]

0x0

4KB region count.

[3:0]

0x4

JEP106 continuation code for Arm.

SMMU_PIDR5

0x00FD4

[7:0]

0x00

Reserved.

SMMU_PIDR6

0x00FD8

[7:0]

0x00

Reserved.

SMMU_PIDR7

0x00FDC

[7:0]

0x00

Reserved.

SMMU_PIDR0

0x00FE0

[7:0]

0x83

Part number[7:0].

SMMU_PIDR1

0x00FE4

[7:4]

0xB

JEP106 ID code[3:0] for Arm®.

[3:0]

0x4

Part number[11:8].

SMMU_PIDR2

0x00FE8

[7:4]

0x0

MMU-600 major revision.

The value 0x0 indicates major product revision r0.

[3]

0x1

The component uses a manufacturer identity code that JEDEC allocates, according to the JEP106 specification.

[2:0]

0x3

JEP106 ID code[6:4] for Arm.

SMMU_PIDR3

0x00FEC

[7:4]

MAX[0x2,ecorevnum]

MMU-600 minor revision.

The value 0x2 indicates minor product revision p2.

[3:0]

0x0

CMOD. This field is not used.

SMMU_CIDR0

0x00FF0

[7:0]

0x0D

Preamble.

SMMU_CIDR1

0x00FF4

[7:0]

0xF0

SMMU_CIDR2

0x00FF8

[7:0]

0x05

SMMU_CIDR3

0x00FFC

[7:0]

0xB1

Was this page helpful? Yes No