You copied the Doc URL to your clipboard.

TCU_ERRSTATUS

This is the TCU Error Record Primary Syndrome register. Use this register to find out whether different types of error have occurred on the TCU.

The TCU_ERRSTATUS characteristics are:

Usage constraints

When TCU_SCR.NS_RAS = 0, Non-secure accesses to this register are RAZ/WI.

To prevent race conditions, under certain circumstances, writes to some bits in this register are ignored. Typically, these writes are ignored when software has not yet observed a new error.

Configurations

This register exists in all TCU configurations.

Attributes
Offset

0x08E90

Type

RW

Reset

0x00000000

Width

32

The following figure shows the bit assignments.

Figure 3-10 TCU_ERRSTATUS register bit assignments


The following table shows the bit assignments.

Table 3-24 TCU_ERRSTATUS register bit assignments

Bits Name Function
[31] - Reserved
[30] V

Register valid. This bit is set to 1 to indicate that at least one RAS error was recorded.

Clear this bit by writing a 1 to it. If CE is not 0b00 and is not being cleared, the write is ignored. A write of 0 is ignored.

[29:28] - Reserved
[27] OF

Overflow. This bit is set to 1 to indicate that multiple correctable errors were recorded. That is, at least one correctable error was recorded when CE != 0b00.

Clear this bit by writing a 1 to it. A write of 0 is ignored.

[26] - Reserved
[25:24] CE Correctable Error. This field is set to 0b10 to indicate that a corrected error occurred. Clear this field by writing 0b11 to it. If OF is set to 1 and is not being cleared, the write is ignored. A write of any value other than 0b11 is ignored.
[23:16] - Reserved
[15:8] IERR

Implementation defined error code. When SERR is not set to 0, this field indicates the source of the error, as follows:

0x00Stage 1, level 0 walk cache.
0x01Stage 1, level 1 walk cache.
0x02Stage 1, level 2 walk cache.
0x03Stage 1, level 3 walk cache.
0x04Stage 2, level 0 walk cache.
0x05Stage 2, level 1 walk cache.
0x06Stage 2, level 2 walk cache.
0x07Stage 2, level 3 walk cache.
0x08Configuration cache.

Writes to this field are ignored.

[7:0] SERR

Error code. This read-only field provides information about the earliest unacknowledged correctable error, as follows:

0x00No error. This code occurs when CE = 0b00.
0x07Tag corrupted. This code can occur when CE != 0b00.
0x08Data corrupted. This code can occur when CE != 0b00.
Was this page helpful? Yes No