You copied the Doc URL to your clipboard.

TBU_SCR

The TBU Secure Control register controls whether Non‑secure software is permitted to access the TBU registers.

Its characteristics are:

Usage constraints

This register is accessible only by Secure software. Non‑secure accesses to this register are RAZ/WI.

Configurations

This register exists in all TBU configurations.

Attributes
Offset

0x08E18

Type

RW

Reset

0x00000000

Width

32

The following figure shows the bit assignments.

Figure 3-13 TBU_SCR register bit assignments


The following table shows the bit assignments.

Table 3-29 TBU_SCR register bit assignments

Bits Name Function
[31:2] - Reserved.
[1] NS_RAS

Non‑secure register access to RAS registers:

0Non‑secure accesses to register addresses 0x08E80-0x08EC0 are RAZ/WI.
1Non‑secure access to RAS registers is permitted.
[0] NS_UARCH

Non‑secure register access to TBU_CTRL:

0Non‑secure accesses to TBU_CTRL are RAZ/WI.
1Non‑secure accesses to TBU_CTRL are permitted.
Was this page helpful? Yes No