You copied the Doc URL to your clipboard.

Arm Cortex-A55 Core Technical Reference Manual : TRCCNTCTLR0, Counter Control Register 0

TRCCNTCTLR0, Counter Control Register 0

The TRCCNTCTLR0 controls the counter.

Bit field descriptions

Figure D8-15 TRCCNTCTLR0 bit assignments


RES0, [31:17]
res0Reserved.
RLDSELF, [16]

Defines whether the counter reloads when it reaches zero:

0The counter does not reload when it reaches zero. The counter only reloads based on RLDTYPE and RLDSEL.
1The counter reloads when it reaches zero and the resource selected by CNTTYPE and CNTSEL is also active. The counter also reloads based on RLDTYPE and RLDSEL.
RLDTYPE, [15]

Selects the resource type for the reload:

0Single selected resource.
1Boolean combined resource pair.
RES0, [14:12]
res0Reserved.
RLDSEL, [11:8]

Selects the resource number, based on the value of RLDTYPE:

When RLDTYPE is 0, selects a single selected resource from 0-15 defined by bits[3:0].

When RLDTYPE is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

CNTTYPE, [7]

Selects the resource type for the counter:

0Single selected resource.
1Boolean combined resource pair.
RES0, [6:4]
res0Reserved.
CNTSEL, [3:0]

Selects the resource number, based on the value of CNTTYPE:

When CNTTYPE is 0, selects a single selected resource from 0-15 defined by bits[3:0].

When CNTTYPE is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCCNTCTLR0 can be accessed through the external debug interface, offset 0x150.

Was this page helpful? Yes No