You copied the Doc URL to your clipboard.

Arm Cortex-A55 Core Technical Reference Manual : TRCCNTVRn, Counter Value Registers 0-1

TRCCNTVRn, Counter Value Registers 0-1

The TRCCNTRLDVRn contain the current counter value.

Bit field descriptions

Figure D8-18 TRCCNTVRn bit assignments


RES0, [31:16]
res0Reserved.
VALUE, [15:0]
Contains the current counter value.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCCNTRLDVRn registers can be accessed through the external debug interface, offsets:

TRCCNTVR0
0x160.
TRCCNTVR1
0x164.
Was this page helpful? Yes No