You copied the Doc URL to your clipboard.

Arm Cortex-A55 Core Technical Reference Manual : TRCIMSPEC0, Implementation Specific Register 0

TRCIMSPEC0, Implementation Specific Register 0

The TRCIMSPEC0 shows the presence of any implementation specific features, and enables any features that are provided.

Bit field descriptions

Figure D8-39 TRCIMSPEC0 bit assignments

RES0, [31:4]
SUPPORT, [3:0]
0No implementation specific extensions are supported.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCIMSPEC0 can be accessed through the external debug interface, offset 0x1C0.

Was this page helpful? Yes No