You copied the Doc URL to your clipboard.

Arm Cortex-A55 Core Technical Reference Manual : PMPIDR1, Performance Monitors Peripheral Identification Register 1

PMPIDR1, Performance Monitors Peripheral Identification Register 1

The PMPIDR1 provides information to identify a Performance Monitor component.

Bit field descriptions

Figure D6-7 PMPIDR1 bit assignments


RES0, [31:8]
res0Reserved.
DES_0, [7:4]
0xBArm Limited. This is the least significant nibble of JEP106 ID code.
Part_1, [3:0]
0xDMost significant nibble of the performance monitor part number.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The PMPIDR1 can be accessed through the external debug interface, offset 0xFE4.

Was this page helpful? Yes No