You copied the Doc URL to your clipboard.
TRCCIDR1, ETM Component Identification Register 1
The TRCCIDR1 provides information to identify a trace component.
Bit field descriptions
The TRCCIDR1 is a 32-bit register.
Figure D8-10 TRCCIDR1 bit assignments
- RES0, [31:8]
-
res0 Reserved. - CLASS, [7:4]
0x9
Debug component. - PRMBL_1, [3:0]
0x0
Preamble byte 1.
Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
The TRCCIDR1 can be accessed through the external debug interface, offset
.0xFF4