You copied the Doc URL to your clipboard.

Part A Functional description

Table of Contents

Introduction
About the core
Features
Implementation options
Supported standards and specifications
Test features
Design tasks
Product revisions
Technical overview
Components
Interfaces
About system control
About the Generic Timer
Clocks, resets, and input synchronization
About clocks, resets, and input synchronization
Asynchronous interface
Power management
About power management
Voltage domains
Power domains
Architectural clock gating modes
Core Wait for Interrupt
Core Wait for Event
Power control
Power modes
On
Off
Off (emulated)
SIMD dynamic retention
Core dynamic retention
Debug recovery
Encoding for power modes
Power down sequence
Debug over powerdown
Memory Management Unit
About the MMU
Main functions
AAarch32 and AArch64 behavior differences
TLB organization
L1 TLB
L2 TLB
IPA cache RAM
Walk cache RAM
TLB match process
Translation table walks
AArch64 behavior
AArch32 behavior
MMU memory accesses
Configuring MMU accesses
Hardware management of the Access flag and dirty state
Responses
MMU responses
MMU aborts
External aborts
Mis-programming contiguous hints
Conflict aborts
Memory Behavior
Support for Arm®v8‑A device memory types
Page Based Hardware Attributes
Level 1 memory system
About the L1 memory system
Cache behavior
Instruction cache disabled behavior
Instruction cache speculative memory accesses
Data cache disabled behavior
Data cache maintenance considerations
Data cache coherency
Write Streaming Mode
Data cache invalidate on reset
L1 instruction memory system
Program flow prediction
L1 data memory system
Memory system implementation
Internal exclusive monitor
Exclusive monitor
Data prefetching
Direct access to internal memory
Encoding for tag and data in the L1 data cache
Encoding for tag and data in the L1 instruction cache
Encoding for the L2 TLB
Main TLB RAM descriptor fields
Walk cache descriptor fields
IPA cache descriptor fields
Level 2 memory system
About the L2 memory system
Optional integrated L2 cache
Support for memory types
Reliability, Availability, and Serviceability (RAS)
Cache ECC and parity
Cache protection behavior
Uncorrected errors and data poisoning
RAS error types
Error synchronization barrier
Error reporting
Error injection
Generic Interrupt Controller CPU interface
About the Generic Interrupt Controller CPU interface
Bypassing the CPU interface
Was this page helpful? Yes No