You copied the Doc URL to your clipboard.

AArch64 register summary

The core has several Advanced SIMD and floating-point system registers in the AArch64 execution state. Each register has a specific purpose, specific usage constraints, configurations, and attributes.

The following table gives a summary of the Cortex®-A55 core Advanced SIMD and floating-point system registers in the AArch64 execution state.

Table 2-2 AArch64 Advanced SIMD and floating-point system registers

Name Type Reset Description
FPCR RW 0x00000000 See  FPCR, Floating-point Control Register.
FPSR RW 0x00000000 See  FPSR, Floating-point Status Register.
MVFR0_EL1 RO 0x10110222 See  MVFR0_EL1, Media and VFP Feature Register 0, EL1.
MVFR1_EL1 RO 0x13211111 See  MVFR1_EL1, Media and VFP Feature Register 1, EL1.
MVFR2_EL1 RO 0x00000043 See  MVFR2_EL1, Media and VFP Feature Register 2, EL1.
FPEXC32_EL2 RW 0x00000700 See  FPEXC32_EL2, Floating-point Exception Control Register, EL2.
Was this page helpful? Yes No