You copied the Doc URL to your clipboard.

Interrupt Clear-Enable Registers

Summary of the implementation defined features of the ICDICERn.

In the Cortex®‑A9 MPCore, SGIs are always enabled. The corresponding bits in the ICDICERn are read as one, write ignored.

Was this page helpful? Yes No