You copied the Doc URL to your clipboard.

Interrupt Set-Enable Registers

Summary of the implementation defined features of the ICDISERn.

In the Cortex®‑A9 MPCore, SGIs are always enabled. The corresponding bits in the ICDISERn are read as one, write ignored.

Was this page helpful? Yes No