You copied the Doc URL to your clipboard.

Arm Cortex‑A76 Core Technical Reference Manual : Mis-programming contiguous hints

Mis-programming contiguous hints

In the case of a mis-programming contiguous hint, when there is a descriptor that contains a set CH bit, all contiguous VAs contained in this block should be included in the input VA address space that is defined for stage 1 by TxSZ for TTBx or for stage 2 by {SL0, T0SZ}.

The Cortex®‑A76 core treats such a block as not causing a translation fault.

Was this page helpful? Yes No