You copied the Doc URL to your clipboard.

Arm Cortex‑A76 Core Technical Reference Manual : TLB organization

TLB organization

The TLB is a cache of recently executed page translations within the MMU. The Cortex®‑A76 core implements a two-level TLB structure. The TLB stores all page sizes and is responsible for breaking these down in to smaller pages when required for the data or instruction L1 TLB.

Was this page helpful? Yes No