Sorry, your browser is not supported. We recommend upgrading your browser.
We have done our best to make all the documentation and resources available on old versions of Internet Explorer, but vector image support and the layout may not be optimal. Technical documentation is available as a PDF Download.
Arm Cortex‑A76 Core Technical Reference Manual Revision r3p0
You copied the Doc URL to your clipboard.
Arm Cortex‑A76 Core Technical Reference Manual : Components
In a standalone configuration, the core consists of up to four cores and a DSU that connects the cores to an external memory system.
For more information about the DSU, see the
Shared Unit Technical Reference Manual.
The main components of the Cortex®‑A76 core are:
L1 data memory system.
L2 memory system.
The following figure is an overview of the Cortex‑A76 core.
There are multiple asynchronous bridges between the Cortex‑A76 core and the DSU. Only the CPU bridge between the Cortex‑A76 core and the DSU can be configured to run synchronously, however it does not affect the other interfaces such as debug, trace, and GIC which are always asynchronous. For more information on how to set the CPU bridge to run either synchronously or asynchronously, see Configuration Guidelines in the
Shared Unit Configuration and Sign-off Guide.