You copied the Doc URL to your clipboard.

ERR0MISC1, Error Record Miscellaneous Register 1

This register is unused in the Cortex®‑A76 core and marked as RES0.

Configurations

When ERRSELR.SEL==0, ERR0MISC1 is accessible from ERXMISC1_EL1, Selected Error Record Miscellaneous Register 1, EL1.

Was this page helpful? Yes No