This document specifies the Arm C Language Extensions to enable C/C++ programmers to exploit the Arm architecture with minimal restrictions on source code portability.
ACLE, ABI, C, C++, compiler, armcc, gcc, intrinsic, macro, attribute, Neon, SIMD, atomic
Please report defects in this specification to arm dot acle at arm dot com.
This document is Non-Confidential.
This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.
Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.
THIS DOCUMENT IS PROVIDED AS IS. Arm PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.
This document may include technical inaccuracies or typographical errors.
TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL Arm BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF Arm HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word partner in reference to Arm’s customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.
If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.
Words and logos marked with ® or ™ are registered trademarks or trademarks of Arm Limited or its affiliates in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm’s trademark usage guidelines at http://www.arm.com/company/policies/trademarks.
Copyright © 2019. Arm Limited or its affiliates. All rights reserved.
Arm Limited. Company 02557590 registered in England.
- Support added for features introduced in Armv8.5-A [ARMARMv85] (including the MTE extension).
- Support added for MVE [MVE-spec] from the Armv8.1-M architecture.
- Support added for Armv8.4-A half-precision extensions through Neon intrinsics.
- Added feature detection macro for LSE atomic operations.
- Added floating-point versions of intrinsics to access coprocessor registers.
This document refers to the following documents.
|[ARMARM]||Arm, Arm Architecture Reference Manual (7-A / 7-R), Arm DDI 0406C|
|[ARMARMv8]||Arm, Armv8-A Reference Manual (Issue A.b), Arm DDI0487A.B|
|[ARMARMv81]||Arm, Armv8.1 Extension, http://community.arm.com/groups/processors/blog/2014/12/02/the-armv8-a-architecture-and-its-ongoing-development|
|[ARMARMv82]||Arm, Armv8.2 Extension, https://community.arm.com/groups/processors/blog/2016/01/05/armv8-a-architecture-evolution|
|[ARMARMv83]||Arm, Armv8.3 Extension, https://community.arm.com/processors/b/blog/posts/armv8-a-architecture-2016-additions|
|[ARMARMv84]||Arm, Armv8.4 Extension, https://community.arm.com/processors/b/blog/posts/introducing-2017s-extensions-to-the-arm-architecture|
|[ARMARMv85]||Arm, Armv8.5 Extension, https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/arm-a-profile-architecture-2018-developments-armv85a|
|[ARMv7M]||Arm, Arm Architecture Reference Manual (7-M), Arm DDI 0403C|
|[BA]||Arm, EABI Addenda and Errata Build Attributes, Arm IHI 0045C|
|[CPP11]||ISO, Standard C++ (based on draft N3337), ISO/IEC 14882:2011|
|[C11]||ISO, Standard C (based on draft N1570), ISO/IEC 9899:2011|
|[C99]||ISO, Standard C (C99), ISO 9899:1999|
|[cxxabi]||Itanium C++ ABI, https://itanium-cxx-abi.github.io/cxx-abi/|
|[G.191]||ITU-T, Software Tool Library 2005 User’s Manual, T-REC-G.191-200508-I|
|[GCC]||GNU/FSF, GNU C Compiler Collection, http://gcc.gnu.org/onlinedocs|
|[IA-64]||Intel, Intel Itanium Processor-Specific ABI, 245370-003|
|[IEEE-FP]||IEEE, IEEE Floating Point, IEEE 754-2008|
|[CFP15]||ISO/IEC, Floating point extensions for C, ISO/IEC TS 18661-3|
|[MVE-spec]||Arm, Arm v8-M Architecture Reference Manual, Arm DDI0553B.F|
|[MVE]||Arm, MVE intrinsics supplement|
|[POSIX]||IEEE / TOG, The Open Group Base Specifications, IEEE 1003.1|
This document uses the following terms and abbreviations.
|AAPCS||Arm Procedure Call Standard, part of the ABI, defined in [AAPCS].|
|ABI||Arm Application Binary Interface.|
|ACLE||Arm C Language Extensions, as defined in this document.|
|Advanced SIMD||A 64-bit/128-bit SIMD instruction set defined as part of the Arm architecture.|
|build attributes||Object build attributes indicating configuration, as defined in [BA].|
|ILP32||A 32-bit address mode where long is a 32-bit type.|
|LLP64||A 64-bit address mode where long is a 32-bit type.|
|LP64||A 64-bit address mode where long is a 64-bit type.|
|Neon||An implementation of the Arm Advanced SIMD extensions.|
|SIMD||Any instruction set that operates simultaneously on multiple elements of a vector data type.|
|Thumb||The Thumb instruction set extension to Arm.|
|VFP||The original Arm non-SIMD floating-point instruction set.|
|word||A 32-bit quantity, in memory or a register.|
The Arm C Language Extensions (ACLE) specification specifies source language extensions and implementation choices that C/C++ compilers can implement in order to allow programmers to better exploit the Arm architecture.
The extensions include:
- Predefined macros that provide information about the functionality of the target architecture
- Intrinsic functions
- Attributes that can be applied to functions, data and other entities
This specification does not standardize command-line options, diagnostics or other external behavior of compilers.
The intended users of this specification are:
- Application programmers wishing to adapt or hand-optimize applications and libraries for Arm targets
- System programmers needing low-level access to Arm targets beyond what C/C++ provides for
- Compiler implementors, who will implement this specification
- Implementors of IDEs, static analysis and other similar tools who wish to deal with the C/C++ source language extensions when encountered in source code
ACLE is not a hardware abstraction layer (HAL), and does not specify a library component but it may make it easier to write a HAL or other low-level library in C rather than assembler.