You copied the Doc URL to your clipboard.

TRCCCCTLR, Cycle Count Control Register

The TRCCCCTLR sets the threshold value for cycle counting.

Bit field descriptions

The TRCCCCTLR is a 32-bit register.

Figure D10-6 TRCCCCTLR bit assignments


RES0, [31:12]
res0Reserved.
THRESHOLD, [11:0]
Instruction trace cycle count threshold.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Embedded Trace Macrocell Architecture Specification ETMv4.

The TRCCCCTLR can be accessed through the external debug interface, offset 0x038.