TRCPRGCTLR, Programming Control Register
The TRCPRGCTLR enables the ETM trace unit.
Bit field descriptions
The TRCPRGCTLR is a 32-bit register.
Figure D10-58 TRCPRGCTLR bit assignments
- RES0, [31:1]
- EN, 
Trace program enable:
The ETM trace unit interface in the core is disabled, and clocks are enabled only when necessary to process APB accesses, or drain any already generated trace. This is the reset value.
The ETM trace unit interface in the core is enabled, and clocks are enabled. Writes to most trace registers are ignored.
Bit fields and details not provided in this description are architecturally defined. See the Arm® Embedded Trace Macrocell Architecture Specification ETMv4.
The TRCPRGCTLR can be accessed through the external debug interface, offset