You copied the Doc URL to your clipboard.

Mis-programming contiguous hints

In the case of a mis-programming contiguous hint, when there is a descriptor that contains a set CH bit, all contiguous virtual addresses contained in the block should be included in the input Virtual Address (VA) space that is defined for stage 1 by TxSZ for TTBx, or for stage 2 by {SL0, T0SZ}.

The Cortex®‑A77 core treats such a block as not causing a translation fault.

Was this page helpful? Yes No