You copied the Doc URL to your clipboard.

TLB organization

The TLB is a cache of recently executed page translations within the Memory Management Unit (MMU). The Cortex®‑A77 core implements a two-level TLB structure. The TLB stores all page sizes and is responsible for breaking these down in to smaller pages when required for the data or instruction L1 TLB.

Was this page helpful? Yes No