You copied the Doc URL to your clipboard.

AFSR0_EL1, Auxiliary Fault Status Register 0, EL1

AFSR0_EL1 provides additional IMPLEMENTATION DEFINED fault status information for exceptions that are taken to EL1. In the Cortex®‑A76AE core, no additional information is provided for these exceptions. Therefore this register is not used.

Bit field descriptions

AFSR0_EL1 is a 32-bit register, and is part of:

  • The Exception and fault handling registers functional group.
  • The IMPLEMENTATION DEFINED functional group.

Figure B2-4 AFSR0_EL1 bit assignments

RES0, [31:0]
Reserved, RES0.

There are no configuration notes.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

Was this page helpful? Yes No