You copied the Doc URL to your clipboard.

6.2. AHB bus master interface

The ARM946E-S processor implements a fully compliant AHB bus master interface as defined in the AMBA Rev 2.0 Specification. See this document for a detailed description of the AHB protocol.


In all timing diagrams in this section, it is assumed that HCLK is the same frequency as CLK.