You copied the Doc URL to your clipboard.

Chapter 3. Caches

To reduce the effective memory access time, the ARM946E-S processor uses a cache controller, an instruction cache, and a data cache. This chapter describes the features and behavior of each of these blocks. It contains the following sections:

Was this page helpful? Yes No