You copied the Doc URL to your clipboard.

2.11. Test interface controller operation

The Test Interface Controller (TIC) is a state machine that provides an AMBA AHB bus master for system test. It reads test write and address data from the external data bus SMDATA, and drives the external bus with test read data, enabling the use of only one set of output tristate buffers onto SMDATA.

The TIC is used to convert externally applied test vectors into internal transfers on the AHB bus. A three-wire external handshake protocol is used, with two inputs controlling the type of vector that is applied and a single output that indicates when the next vector can be applied. Typically the TIC is the highest priority AMBA bus master, which ensures test access under all conditions.

The TIC model supports address incrementing and control vectors. This means that the address for burst transfers can automatically be generated by the TIC.

The TIC is described in the following subsections:

Was this page helpful? Yes No