AHB-Lite reads or writes over the DMA Interface use the standard AHB-Lite signals. The following AHB-Lite signals are also used:
Statically set to Single. Only single transfers are supported.
Normally set to Idle, set to Nonseq to start a transfer.
There is only one response because Retry and Split are not supported.
Set if an unaligned transfer is to be carried out.
One byte lane for each byte in the 64-bit word to be transferred. Each bit is set to indicate that the corresponding byte lane in HRDATAD and HWDATAD is in use.
When the stride is greater than the transaction size and more than one of these transactions falls within a 64-bit transfer, any unaligned access settings of bits [7:0] can be generated within HBSTRBD.
8, 16, 32, or 64 bits.
These bits encode the memory region attributes. Table 8.108 shows the HPROTD[4:2] encodings for the memory region attributes.
Encodes the CPSR state. Table 8.109 shows the HPROTD encoding for the CPSR state.
Indicates that the transfer is an opcode fetch or data access. Table 8.109 shows the HPROTD encoding for the transfer.
Encodes the Inner Cachable TLB attributes. Table 8.111 shows the HSIDEBANDD[3:1] encoding for the Inner Cachable TLB attributes.
Set if the addressed memory region is Shared.