You copied the Doc URL to your clipboard.

8.4. Instruction Fetch Interface AHB-Lite transfers

The tables in this section describe the AHB-Lite interface behavior for instruction side fetches to either Cachable or Noncachable regions of memory for the following interface signals:

  • HBURSTI[2:0]

  • HTRANSI[1:0]

  • HADDRI[31:0]

  • HBSTRBI[7:0]

  • HUNALIGNI.

See Other AHB-Lite signals for Cachable and Noncachable instruction fetches for details of the other AHB-Lite signals.

Was this page helpful? Yes No