You copied the Doc URL to your clipboard.

6.6. Memory region attributes

Each TLB entry has an associated set of memory region attributes. These control:

  • accesses to the caches

  • how the write buffer is used

  • if the memory region is shareable. A shareable region must be kept coherent.

Was this page helpful? Yes No