You copied the Doc URL to your clipboard.

17.4. APB interface and miscellaneous debug signals

Table 17.4 shows the setup and hold times for:

  • the APB interface

  • the miscellaneous debug signals.

PCLK is the clock for the APB interface and some miscellaneous debug signals, and CLK is the clock for all other miscellaneous debug signals.

Timing parameters of APB interface and miscellaneous debug signals
SignalClockSetup parameterPercent of clock periodHold parameter
COMMRX[1]CLKTovcommrx30%Tohcommrx
COMMTXaCLKTovcommtx30%Tohcommtx
DBGACKCLKTovdbgack30%Tohdbgack
DBGNOCLKSTOPCLKTisdbgnoclkstop30%Tihdbgnoclkstop
DBGROMADDR[31:12][2]CLKTisdbgromaddr30%Tihdbgromaddr
DBGROMADDRVbCLKTisdbgromaddrv30%Tihdbgromaddrv
DBGSELFADDR[31:12]bCLKTisdbgselfaddr30%Tihdbgselfaddr
DBGSELFADDRVbCLKTisdbgselfaddrv30%Tihdbgselfaddrv
EDBGRQaPCLKTisedbgrq30%Tihedbgrq
DBGENbPCLKTisdbgen30%Tihdbgen
DBGOSLOCKINITbPCLKTisdbgoslockinit30%Tihdbgoslockinit
DBGNOPWRDWNaPCLKTovdbgnopwrdwn30%Tohdbgnopwrdwn
DBGPWRDWNREQaPCLKTisdbgpwrdwnreq30%Tihdbgpwrdwnreq
ETMPWRDWNREQa[3]PCLKTisetmpwrdwnreq30%Tihetmpwrdwnreq
DBGPWRDWNACKPCLKTovdbgpwrdwnack30%Tohdbgpwrdwnack
ETMPWRDWNACKcPCLKTovetmpwrdwnack30%Tohetmpwrdwnack
PRESETnaPCLKTispresetn50%Tihpresetn
PCLKENPCLKTispclken30%Tihpclken
PADDR31PCLKTispaddr3130%Tihpaddr31
PADDR11TO2[11:2]PCLKTispaddr11to230%Tihpaddr11to2
PENABLEPCLKTispenable30%Tihpenable
PSELCTI[4]PCLKTispselcti30%Tihpselcti
PSELDBGPCLKTispseldbg30%Tihpseldbg
PSELETMdPCLKTispseletm30%Tihpseletm
PWRITEPCLKTispwrite30%Tihpwrite
PRDATA[31:0]PCLKTovprdata30%Tohprdata
PWDATA[31:0]PCLKTispwdata30%Tihpwdata
PREADYPCLKTovpready30%Tohpready
PSLVERRPCLKTovpslverr30%Tohpslverr
NIDENaPCLKTisniden30%Tihniden
SPIDENaPCLKTisspiden30%Tihspiden
SPNIDENaPCLKTisspniden30%Tihspniden

[1] This signal has multiple end-points and must be treated as level-sensitive.

[2] Although this is a static input, it can be timed at frequency during static timing analysis.

[3] This signal is not required because debug and the ETM use the same power domain.

[4] This signal is not present when the processor is configured without the ETM.