You copied the Doc URL to your clipboard.

10.3.1. Processor interfaces

The Cortex-A9 processor has the following interfaces to the debug and performance monitor:

Debug registers

This interface is Baseline CP14, Extended CP14, and memory-mapped.

See Table A.27 and Table A.26.

Performance monitor

This interface is CP15 based and memory-mapped. See Performance monitoring and Chapter 11 Performance Monitoring Unit.

Was this page helpful? Yes No