You copied the Doc URL to your clipboard.
7.4. About the L1 data side memory system
The L1 data cache is organized as a physically indexed and
physically tagged cache. The micro TLB produces the physical address
from the virtual address before performing the cache access.
Was this page helpful?
Thank you! We appreciate your feedback.