You copied the Doc URL to your clipboard.

10.8. External debug interface

The system can access memory-mapped debug registers through the Cortex-A9 APB slave port.

This APB slave interface supports 32-bits wide data, stalls, slave-generated aborts, and 11 address bits [12:2] mapping 2x4KB of memory. bit [12] of PADDRDBG[12:0] selects which of the components is accessed:

  • Use PADDRDBG[12] = 0 to access the debug area of the Cortex-A9 processor. See Table 10.1 for debug resources memory mapping.

  • Use PADDRDBG[12] = 1 to access the PMU area of the Cortex-A9 processor. See Table 11.1 for PMU resources memory mapping.

The PADDRDBG31 signal indicates to the processor the source of the access.

See Appendix A Signal Descriptions for a complete list of the external debug signals.

Figure 10.5 shows the external debug interface signals.

Figure 10.5. External debug interface signals

Figure 10.5. External debug interface signals

Was this page helpful? Yes No