You copied the Doc URL to your clipboard.

Appendix B. Revisions

This appendix describes the technical changes between released issues of this book.

Table B.1. Differences between issue A and issue B
No technical changes-

Table B.2. Differences between issue B and issue C
Updated description about the MBIST controllerAbout the MBIST controller
Updated MBIST controller signalsFigure 1.2
Updated MBIST controller interface signalsFigure 1.4
Updated signal names and settings Table 2.2
Updated bit information for the MBIST controller interfacesTable 2.3
Clarified data in for Instruction tag RAMFigure 2.3
Clarified data out for Instruction tag RAMFigure 2.4
Clarified Tag RAM controlTable 2.6
Updated TLB RAM descriptionTLB RAM
Updated Branch Target Address Cache RAM descriptionBranch Target Address Cache RAM

Table B.3. Differences between issue C and issue D
MBIST Controller diagram with parity addedFigure 1-3
MBIST signals with parity configuration addedTable 1-2
Information about MBISTINDATA and MBISTOUTDATA sizes in configurations with parity added.MBISTINDATA and MBISTOUTDATA mapping
Arrows removed from pattern descriptionsPattern specification
Datalog failing data out size now 72 bits

Figure 4-1

Field descriptions

MBIST datalog Register formats for configurations with parity and without parity added.About the MBIST Datalog Register
Field descriptions for configurations with parity and without parity added.Field descriptions
MBIST Controller interface signals with parity addedTable A-2

Table B.4. Differences between issue D and issue E
No technical changes-

Table B.5. Differences between issue D and issue F
Cortex-A9 Multiprocessor TRM added to further readingARM publications
References to reset sequences in TRMs includedAbout the MBIST controller
Lists of pins to tie LOW added MBIST controller interface
Bit field descriptions and titles harmonizedMBISTINDATA and MBISTOUTDATA mapping
Corrections to graphics and text Instruction data and Data data RAMs
Instruction tag, Data tag, and SCU tag RAMs
Outer RAM
Branch Target Address Cache RAM
Global History Buffer RAMs
Cross-reference about processor timing addedTiming
Corrections to graphicsFigure 2.20
 Figure 2.26
Bit field and title harmonizedCPU On field, MBIR[39:36]
MBIR values correctedTable 3.6