You copied the Doc URL to your clipboard.

Appendix A. Cycle Timings and Interlock Behavior

This appendix describes the cycle timings of integer instructions on Cortex-R7 MPCore processors. It contains the following sections:

Was this page helpful? Yes No